This week, I mainly

1. Prepare for the test next week and do the projects.
2. I studied the inter-process communication and clocking block of systemverilog. And I added interface to the testbench of uart
3. Prepare for the presentation of weekly report.